

3 d 1 O

January 5, 2004

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/697,520 10/30/03

Seiki Ogura et al.

TWIN NAND DEVICE STRUCTURE, ARRAY OPERATION AND ITS FABRICATION METHOD

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on January 27, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

Information in this Information Disclosure Statement was cited in a communication from a foreign Patent Office in a counterpart foreign application. The concise explanation of relevance for the non-English documents is provided therein. A copy of that communication is attached.

- Y. Hayashi et al., "Non-volatile Semiconductor Memory and Its Programming Method," JP 11-22940, 12/05/1997, discusses how the ONO layer sandwich stores electron or whole charges in the nitride or interface trap sites.
- I. Fujiwara, "Non-volatile Semiconductor Memory and its Read Method," JP 2000-31435, 7/8/1998.
- F. Masuoka and R. Shirota et al., "A New NAND Cell for Ultra High Density 5V-Only EEPROMS," May 1988, Proc. 1988 Symp. on VLSI Tech., IV-5, pp. 33-34, describes a floating gate NAND cell that has been used widely as Non-volatile memory.
- U.S. Patent 4,943,943 to Hayashi et al., "Read-Out Circuit for Semiconductor Nonvolatile Memory," describes a read-out circuit for a semiconductor nonvolatile memory which is capable of extracting a widely fluctuating output voltage using a reverse read.

HALO-01-014D

U.S. Patent 5,768,192 to Eitan, "Non-Volatile Semi-Conductor Memory Cell Utilizing Asymmetrical Charge Trapping," discloses a non-volatile semiconductor memory cell utilizing asymmetrical charge trapping.

Sincerely,

Stephen B. Ackerman, Reg. #37761

· Form	Form PTO-1449										Doctor Humber (Opocnos)	1	pacason Musicar	_				
	INFORMATION DISCLOSURE CITATION									HOITATI	HALO-01-0140 10/697,520							
HE VED S	P.								CATION		spicon Seiki Ogura et al.							
1	The Misa savoral sh								essary)		10/30/03 aroup M ONA							
W 2 9 20	k a								-	U. S. PATE	NT DOCUMENTS							
, a 10°	TO HAMAL		DOCUMENT HUMBER					R	DATE		HAME	CLASS	\$U5CLAS	MUND DATE * APPROPRIATE				
		4	9	4	3	9	4	3	7/24/90	Hanash	i et al.	365	182	7/24	184			
			7	6	8	1	9	2	6/16/98	Eitan		365	185.24	7/23	196			
									,									
							_											
	·	-							- 									
		-		$ \cdot $														
1.	· .					_					-	1.						
	·.	\vdash	-		_		-											
-	· · · · ·	-	H			\vdash	-						-					
	FOREIGN PATENT DOCUMENTS																	
	ООСИМЕНТ НИМВЕЯ								OUTE		NTRY	cuss	SUBCLASS	Transla	llon			
					_]	+	1 -1 -			1.		YES	140			
	P 1	1	ı	- 1		٠,	١,	- 1	DIS/97	Japan Japan	^	HOLL	,					
	TP 0	0	\exists	3		4	3	5	7/8/98	Japan	^	HOIL	27/115	•				
			_	4	_		_	-				·						
					_	_	4	-							i			
 							_											
-		- 1		 .						<u> </u>	JMENTS (Including)							
			E	. 1	Λ	<u>م</u>	<u>s u</u>	16	ka e	tal., "Ar	Jen NAND C	el for	· Ultra	z Hi	gh_			
			1) ၉	200	دک	7	7	5V-	Only EE	Proms," Ma	y 1988	Proc.	1989	<u>}</u>			
			_	۱.	4	~	φ.		on Vi	SI Ter	h., IV-5	pp. 33	-34.					
											,			<u>-</u>				
										· · · · · · · · · · · · · · · · · · ·								
EXA	EXAMICE					DATE CONCIDERED												
													• •					
-																		
											on is in conformance v of this form with next				g b			